Reconfigurable Silicon Photonic Interconnect for Many-Core Architecture
نویسندگان
چکیده
In the context of declining Moore and Dennard Laws, efficient utilization of chip area and transistor is more than ever required. The portion of transistors devoted to compute operations can be maximized by off-loading as much as possible data-storage onto memory chips. This, however, requires wide off-chip IO bandwidth, and furthermore increases Network-on-chip (NoC) traffic. In this paper, we first present a concept of optically connected memory modules, delivering enough bandwidth to allow for cache reduction and memory externalization. Second, we show that connecting these memory modules in a reconfigurable interconnect permit to substantially offload NoC traffic.
منابع مشابه
Towards Energy-Efficient Photonic Interconnects
Silicon photonics have emerged as a promising solution to meet the growing demand for high-bandwidth, low-latency, and energy-efficient on-chip and off-chip communication in many-core processors. However, current silicon-photonic interconnect designs for many-core processors waste a significant amount of power because (a) lasers are always on, even during periods of interconnect inactivity, and...
متن کاملReconfigurable silicon photonic circuits for telecommunication applications
Photonic circuits based on silicon wire waveguides have attracted significant interest in recent years. They allow strong confinement of light with moderately low propagation losses. Moreover, the high thermo-optical coefficient of silicon and the small device size in silicon photonics allow for micro-heaters induced trimming, tuning, and switching with relatively low power. In this paper, we r...
متن کاملHERMES: A Hierarchical Broadcast-Based Silicon Photonic Interconnect for Scalable Many-Core Systems
Optical interconnection networks, as enabled by recent advances in silicon photonic device and fabrication technology, have the potential to address on-chip and off-chip communication bottlenecks in many-core systems. Although several designs have shown superior power efficiency and performance compared to electrical alternatives, these networks will not scale to the thousands of cores required...
متن کاملMaximizing GFLOPS-per-Watt: High-Bandwidth, Low Power Photonic On-Chip Networks
As high-performance processors move towards multicore architectures, packet-switched on-chip networks are gaining wide acceptance as interconnect solutions that can directly address the bandwidth and latency requirements as well as provide partial relief to the broader challenge of power dissipation. Still, studies show that the power consumed by on-chip networks will remain a major issue that ...
متن کاملDesign of a reconfigurable optical interconnect for large-scale multiprocessor networks
Communication between processors and memories has always been a limiting factor in making efficient computing architectures with large processor counts. Reconfigurable interconnection networks can help in this respect, since they can adapt the interconnect to the changing communication requirements imposed by the running application, and optical technology and photonic integration allow for an ...
متن کامل